Semiconductor wafer and method for testing a semiconductor wafer

专利摘要:
The present invention provides a semiconductor wafer obtained by forming a group III nitride semiconductor layer by epitaxial growth on an Si wafer, wherein the group III nitride semiconductor layer can achieve satisfactory properties such as the required withstand voltage physical properties, such as sheet resistance to reliably achieve in-plane uniformity, and the semiconductor wafer warps only slightly. There is provided a semiconductor wafer in which a nitride crystal layer on a silicon wafer has a reaction suppression layer configured to suppress the reaction between a silicon atom and a group III atom, a stress generating layer configured to generate a compressive stress, and a active layer in which an electronic element is to be formed, wherein the reaction suppression layer, the voltage-generating layer and the active layer are arranged in this order such that the reaction suppression layer is located closest to the silicon wafer, and wherein the voltage-generating layer comprises a first crystal layer a volume crystal lattice constant a1 and a second crystal layer in contact with a surface of the first crystal layer facing the active layer, the second crystal layer having a bulk crystal lattice constant a2 (al <a2) having.
公开号:AT518350A2
申请号:T9400/2015
申请日:2015-11-06
公开日:2017-09-15
发明作者:Yamada Hisashi；Yamamoto Taiki；Kasahara Kenji
申请人:Sumitomo Chemical Co；
IPC主号:

专利说明:

Semiconductor Wafer and Method for Testing a Semiconductor Wafer 1. Technical Field
The present invention relates to a semiconductor wafer and a method of testing a semiconductor wafer. 2. State of the art
Attempts have been made to develop techniques for growing Group III nitride semiconductor crystals on Si wafers. For example, Patent Document 1 discloses a Group III nitride epitaxial wafer that is provided for reducing cracks that may occur during the device manufacturing step. The group III nitride epitaxial wafer has a Si wafer, an initial layer in contact with the Si wafer, and a superlattice stack structure formed on the initial layer and having a plurality of stacks each sequentially forming a first layer of AlGaN having an Al content of more than 0.5 and not more than 1, and a second layer of AlGaN having an Al content of more than 0 and not more than 0.5, and is characterized in that the Al Portion of the second layer directed away from the substrate decreases gradually.
For example, Patent Document 2 discloses a compound semiconductor wafer that exhibits reduced cracking, reduced crystal defects, and reduced distortion in a nitride semiconductor layer and can achieve improved productivity. The compound semiconductor wafer comprises a monocrystalline silicon wafer having a crystal plane orientation designated as (111) plane, a first buffer layer formed on the silicon monocrystal wafer and consisting of monocrystalline Alx GaI_xN (0 <x <1), a second buffer layer deposited on the first buffer layer is formed and includes a plurality of first unit layers and a plurality of second unit layers alternately stacked, each first unit layer consisting of monocrystalline AlyGai_yN (0 <y <0.1) and having a thickness of not less than 250 nm and not more than 350 nrn, every second unit layer of monocrystalline
AlzGai.zN (0.9 <z <1) and has a thickness of not less than 5.0 nm and not more than 20 nm, and a semiconductor element formation region formed on the second buffer layer and one or more monocrystalline semiconductor layers based on nitride.
For example, Patent Document 3 discloses an electronic one
Semiconductor device that can achieve both reduced distortion in the wafer and reduced leakage currents. The electronic semiconductor device is an electronic semiconductor device having a compound semiconductor layer stacked on the wafer and a buffer layer interposed therebetween. The buffer layer has a composite layer in which a second layer is stacked on a first layer. The first layer is composed of a nitride-based compound semiconductor having an Al content of 0.2 or less, and the second layer is composed of a nitride-based compound semiconductor having an Al content of 0.8 or more.
Non-patent documents 1 to 3 disclose techniques for forming an AlN film on a Si wafer. Non-patent documents 1 to 3 show microscopic images of the front surface of the AIN layer formed on the Si wafer. The pictures show that many holes are formed in the AIN layer.
Non-patent document 4 discloses as follows: "When it is possible to alternately grow and stack GaN and A1N on each other such that the A1N is relaxed on the GaN and the GaN on the A1N is under compressive stress, it is expected that the under Coefficient GaN / AlN layer superlattices (hereinafter referred to as SLS) structure can be used to allow the entire layer structure to be under compressive stress It also seems possible to add compressive stress by using combinations different from SLS structures as long as each upper layer layer in the combinations has a larger lattice constant than the underlying layer layer. "
Documents of the prior art
Patent documents
Patent Document 1: Japanese Patent Application No. 2013-021124
Patent Document 2: Japanese Patent Application No. 2010-232322
Patent Document 3: Japanese Patent Application No. 2008-171843
Non-Patent Document
Non-Patent Document 1: Y. Ohba R. Sato, J. Crystal Growth 221, 258 (2000).
Non-Patent Document 2: G. Sarusi et al., J. Electron. Mater. 35, LI5 (2006).
Non-Patent Document 3: M. Tungare et al., J. Appl. Phys. 113, 163108 (2013).
Non-Patent Document 4: K. Matsumoto et al., J. Vac. Soc. Jpn. 54, 6 (2011), pp. 376-380.
When a group III nitride semiconductor layer is formed on a Si wafer, the wafer may warp, and the group III nitride semiconductor layer may be broken due to the difference in thermal expansion coefficients between Si and the group III nitride semiconductor crystal. In order to solve this problem, as shown in the above-mentioned patent and non-patent documents, a layer is produced in which an internal compressive stress is generated (hereinafter referred to as the stress-generating layer), the compressive stress generated and that in the Nitride crystal layer due to the difference in the thermal expansion coefficients to compensate for tensile stress generated. In this way, the semiconductor wafer is prevented from warping when the room temperature is restored, and the group III nitride semiconductor layer is prevented from being broken.
However, when the voltage-generating layer is used to reduce warping of the semiconductor wafer, the voltage-generating layer is configured to reduce distortion of the semiconductor wafer, which can be observed once the temperature of the wafer returns to room temperature. Therefore, the wafer warps during epitaxial growth, during which the temperature of the wafer is kept high. As the wafer warps, it is difficult to equalize the microplane growth conditions over the entire front surface of the wafer. Here, the micro-plane growth conditions significantly affect properties such as crystal quality and sheet resistance. Therefore, it is difficult to maintain uniform properties, such as crystal quality, over the entire area at the wafer level, while at the same time warping the wafer
Room temperature can be observed, is reduced. In particular, when a large Si wafer having a diameter of 6 inches or so is used, it becomes even more difficult to reduce the warping of the wafer, which can be observed after the temperature of the wafer returns to room temperature, and at the same time uniform properties , such as crystal quality, because warping of the wafer is also greater during epitaxial growth.
When the group III nitride semiconductor layer is formed on the Si wafer, a reaction suppression layer is interposed between the Si wafer and the voltage generating layer to control the reaction between the Si atoms forming the Si wafer and the Ga To suppress atoms contained in the group III atoms. However, the present inventors have recognized through experiments and investigations that the reaction suppression layer is capable of suppressing the reaction between the Si atoms and the Ga atoms, and also significantly affects how strong the wafer is depending on the state of the interface warps between the Si wafer and the reaction suppression layer. Therefore, it is necessary to control the growth of the reaction suppression layer in a suitable manner to effectively protect the front surface of the Si wafer and to properly reduce distortion of the wafer.
It is an object of the present invention to provide a semiconductor wafer obtained by forming a group III nitride semiconductor layer by epitaxial growth on an Si wafer, the group III nitride semiconductor layer achieving satisfactory characteristics such as a required one Dielectric strength, and physical properties, such as a suitable sheet resistance to reliably achieve a suitable plane uniformity, and wherein the semiconductor wafer warps only slightly. In particular, it is an object of the present invention to provide a semiconductor wafer which reliably achieves the required characteristics and the plane uniformity of the physical properties and warps only a little as described above, even if a large Si wafer having a diameter of 6 inches or more is used. Another object of the present invention is to provide a semiconductor wafer capable of reliably achieving the required characteristics and the plane uniformity and warping only slightly, as described above, while the front surface of the Si wafer is efficiently protected.
Brief description of the invention
In order to achieve the above-mentioned objects, according to a first aspect of the invention, there is provided a semiconductor wafer comprising a silicon wafer and a nitride crystal layer formed on the silicon wafer. Here, the nitride crystal layer has a reaction suppression layer configured to suppress a reaction between a silicon atom and a group III atom, a stress-generating layer configured to generate a compressive stress, and an active layer in which wherein the reaction suppression layer, the stress-generating layer and the active layer are arranged in an order of the reaction suppression layer, the voltage-generating layer and the active layer such that the reaction suppression layer is located closest to the silicon wafer, the voltage-generating layer being a first A crystal layer having a bulk crystal lattice constant α1 and a second crystal layer in contact with a surface of the first crystal layer facing the active layer, the second crystal layer having a volume crystal lattice constant a2 (al <a2).
The first crystal layer may have a portion containing carbon atoms in 1ΟΟ of a concentration of 2x10 cm 'or less. The first crystal layer may have a portion containing carbon atoms in a concentration of 1x10 cm 'or less. When the first crystal layer has a thickness of more than 5.0 nm and less than 20 nm, the first crystal layer may have a portion containing carbon atoms in a concentration of 5 × 10 cm -1 or less. The second crystal layer may have a portion containing carbon atoms in a concentration of 1 × 10 18 cm -3 or more. The second crystal layer may have a portion containing carbon atoms in a concentration of 5x10 cm 'or more.
The first crystal layer preferably has a thickness of more than 5.0 nm and less than 20 nm. In this case, the second crystal layer preferably has a thickness of 10 nm or more and 300 nm or less. If the second crystal layer has a thickness of more than 300 nm, the semiconductor wafer will tend to distort in an upwardly convex manner. For this reason, the second crystal layer preferably has a thickness of 300 nm or less, more preferably 200 nm or less, even more preferably 100 nm.
The first crystal layer preferably has a thickness of more than 5.0 nm and less than 10 nm, more preferably within a range of more than 6.0 nm and less than 10 nm, and particularly preferably within a range of more than 6.0 nm and less than 9 nm.
The reaction suppression layer may have holes having an area of 7 × 10 -12 cm 2 or more at a surface thereof facing the stress-generating layer at a density of 1 × 10 8 / cm 2 or more and 1 × 10 9 / cm 2 or less. In this case, the ratio of the area of the holes contained in the reaction suppression layer to the total area of the reaction suppression layer is preferably 4% or less.
The Qx value of the diffraction plane (-1-14) of the reaction suppression layer measured by X-ray Reciprocal Space Mapping in the reciprocal space on the nitride crystal layer may exceed -0.6427 and below -0.63977 lie. In this case, the half-width of the X-ray peak in the reciprocal lattice coordinates of the crystal forming the reaction suppression layer preferably falls in the range of 0.006 to 0.009 rlu (reciprocal lattice units). Here, for the diffraction plane (-1-14) Miller indices are used to specify the plane on which the X-ray beam is diffracted, i. based on the level notation (hkl) using the Miller indices, where h = -1, k = -1 and 1 = 4. Here, the index "-1" can be written with a bar by adding a horizontal line above the number "1".
The first crystal layer may be made of AlxGai.xN (0.9 <x <1) and the second crystal layer may be made of AlyGai.yN (0 <y <0.3).
The stress-generating layer may include a plurality of two-layered stacked structures, each of which is composed of the first crystal layer and the second crystal layer. The stress-generating layer may further include a third crystal layer in contact with a surface of the second crystal layer facing the active layer and having a bulk crystal lattice constant a3 (a2 <a3). The voltage generating layer may further comprise a fourth crystal layer in contact with an active layer facing surface of an nth crystal layer, wherein the nth crystal layer may be located closer to the active layer than the second crystal layer, wherein a bulk crystal lattice constant a4 the fourth crystal layer may be larger than a lattice constant of the nth crystal layer. The stress-generating layer may further include a fifth crystal layer having a bulk crystal lattice constant a5 and a sixth crystal layer contacting a surface of the fifth crystal layer facing the active layer. The sixth crystal layer may have a bulk crystal lattice constant a6 (a5 <a6).
The nitride crystal layer may further include an intermediate layer between the reaction suppression layer and the voltage generating layer, wherein the intermediate layer is in contact with the reaction suppression layer and has a larger crystal lattice constant than the reaction suppression layer. The nitride crystal layer may have a thickness of 500 nm or more and 13000 nm or less. The stress-generating layer can have carbon atoms in an IQ * 3
Concentration of 1 <10 cm 'or more included.
The reaction suppression layer may have a thickness of 30 nm or more and 300 nm or less, the silicon wafer may have a thickness of 400 μm or more, and the silicon wafer may have a diameter of 100 mm or more, preferably 150 mm or more. The silicon wafer may have a diameter of 200 mm or more. The active layer may have a mirrorless front surface.
According to a second aspect of the invention, there is provided a method of inspecting a semiconductor wafer comprising a silicon wafer and a nitride crystal layer formed on the silicon wafer. Here, the nitride crystal layer has a reaction suppression layer configured to suppress a reaction between a silicon atom and a group III atom, a stress generating layer configured to generate a compressive stress, and an active layer in which an electronic element wherein the reaction suppression layer, the stress-generating layer and the active layer are arranged in an order of the reaction suppression layer, the voltage-generating layer and the active layer such that the reaction suppression layer is located closest to the silicon wafer. Here, the test is judged successful when a Qx value of the reaction suppression layer obtained by X-ray Reciprocal space mapping on the nitride crystal layer is within a range of more than -0.6427 and less than -0.63977 falls.
It is judged that the test is successful when the Qx falls within the range of more than -0.6427 and less than -0.63977, and in addition, when a half-width of the X-ray peak in reciprocal lattice coordinates of a crystal forming the reaction suppression layer is within a range of 0.006 to 0.009 rlu falls.
According to a third aspect of the invention, there is provided a semiconductor wafer having a silicon wafer and a nitride crystal layer formed on the silicon wafer. Here, the nitride crystal layer has a reaction suppression layer configured to suppress a reaction between a silicon atom and a group III atom, a stress-generating layer configured to generate a compressive stress, and an active layer in which electronic element to be formed, wherein the reaction suppression layer, the voltage-generating layer and the active layer are arranged in an order of the reaction suppression layer, the voltage-generating layer and the active layer such that the reaction suppression layer is located closest to the silicon wafer, and wherein the voltage-generating layer first crystal layer having a volume crystal lattice constant a1 and a thickness of more than 5.0 nm and less than 20 nm, and a second crystal layer having a surface of the first crystal layer i facing the active layer n contact, wherein the second crystal layer has a volume crystal lattice constant a2 (al <a2). The semiconductor wafer may further have other features similarly to the first aspect described above.
According to a fourth aspect of the invention, there is provided a semiconductor wafer having a silicon wafer and a nitride crystal layer formed on the silicon wafer. Here, the nitride crystal layer has a reaction suppression layer configured to suppress a reaction between a silicon atom and a group III atom, a stress generating layer configured to generate a compressive stress, and an active layer in which an electronic layer The reaction suppressing layer, the voltage generating layer and the active layer are arranged in an order of the reaction suppression layer, the voltage generating layer and the active layer such that the reaction suppression layer is located closest to the silicon wafer, the reaction suppression layer being on one of the voltage generating layers Layer facing surface thereof having holes with an area of 7x10 'cm or more at a density of 1 χ 10 / cm or more and lxl 0 / cm or less. The semiconductor wafer may further have other features similarly to the first aspect described above.
According to a fifth aspect of the invention, there is provided a semiconductor wafer having a silicon wafer and a nitride crystal layer formed on the silicon wafer. Here, the nitride crystal layer has a reaction suppression layer configured to suppress a reaction between a silicon atom and a group III atom, a stress generating layer configured to generate a compressive stress, and an active layer in which an electronic element wherein the reaction suppression layer, the stress-generating layer and the active layer are arranged in an order of the reaction suppression layer, the voltage-generating layer and the active layer such that the reaction suppression layer is located closest to the silicon wafer, and wherein an X-ray Reciprocal space mapping on the nitride crystal layer Qx value of the diffraction plane (-1-14) of the reaction suppression layer falls within a range of more than -0.6427 and less than -0.63977. The semiconductor wafer may have other features similar to the first aspect described above.
According to a sixth aspect of the invention, there is provided a semiconductor wafer comprising a silicon wafer and a silicon wafer formed on the silicon wafer
Nitride crystal layer. Here, the nitride crystal layer has a reaction suppression layer configured to suppress a reaction between a silicon atom and a group III atom, a stress generating layer configured to generate a compressive stress, and an active layer in which an electronic element should be trained, the
The reaction suppression layer, the stress-generating layer and the active layer are arranged in an order of the reaction suppression layer, the stress-generating layer and the active layer such that the
The reaction-suppression layer is disposed next to the silicon wafer, the stress-generating layer having a first crystal layer having a bulk crystal lattice constant α and a second crystal layer contacting an active layer-facing surface of the first crystal layer, the second crystal layer having a bulk crystal lattice constant a2 (al < a2) and the first crystal layer has a portion containing carbon atoms in a concentration of 2x10 cm 'or less. The semiconductor wafer may have other features similar to the first aspect described above.
general description
A semiconductor wafer may include a silicon wafer and a nitride crystal layer formed on the silicon wafer. The nitride crystal layer may include at least one layer selected from a reaction suppression layer configured to suppress a reaction between a silicon atom and a group III atom, a stress generating layer configured to generate a compressive stress, and an active layer in which an electronic element is to be formed. For example, the nitride crystal layer may include all layers below the reaction suppression layer, the stress-generating layer, and the active layer. In another example, the nitride crystal layer may include the reaction suppression layer and the stress-generating layer. In another example, the nitride crystal layer may include the reaction suppression layer and the active layer. In yet another example, the nitride crystal layer may include the strain-generating layer and the active layer.
The reaction suppression layer, the stress-generating layer, and the active layer may be arranged in an order of the reaction suppression layer, the stress-generating layer, and the active layer such that the reaction suppression layer is located closest to the silicon wafer. The stress-generating layer may comprise a first crystal layer having a bulk crystal lattice constant α and / or a second crystal layer in contact with a surface of the first crystal layer facing the active layer, the second crystal layer having a bulk crystal lattice constant a2 (al <a2). For example, the voltage-generating layer may include both the first crystal layer and the second crystal layer.
The first crystal layer may have a portion containing carbon atoms in a concentration of 2x10 cm 'or less. The first crystal layer may have a portion containing carbon atoms in a concentration of 1 <1018 cm <3> or less. The first crystal layer may have a thickness of more than 5.0 nm and less than 20 nm. The second crystal layer may have a thickness of 10 nm or more and 300 nm or less. The reaction suppression layer may have holes on a surface of the stress-generating layer thereof having an area of 7 × 10 -6 cm or more at a density of 1 × 10 / cm or more and 1 × 10 / cm or less. A ratio between the area of the holes and the entire area of the reaction suppression layer may be 4% or less. The Qx value at the diffraction plane (-1-14) of the reaction suppression layer measured by X-ray Reciprocal space mapping on the nitride crystal layer may be larger than -0.6427 and smaller than -0.63977. The half-width of the X-ray peak in the reciprocal lattice coordinates of the crystal forming the reaction suppression layer may fall within the range of 0.006 to 0.009 rlu (reciprocal lattice units). The first crystal layer may have a portion containing carbon atoms in a concentration of 5 × 10 18 cm -3 or less. The second crystal layer may have a portion containing carbon atoms in a concentration of 1x10 cm 'or more. The second crystal layer may have a portion containing carbon atoms in a concentration of 5x10 cm 'or more. The first crystal layer may be made of AlxGai.xN (0.9 <x <1). The second crystal layer may be made of AlyGai.yN (0 <y <0.3). The stress-generating layer may include a plurality of two-layered stacked structures each composed of the first crystal layer and the second crystal layer. The stress-generating layer may include a third crystal layer in contact with a surface of the second crystal layer facing the active layer and having a bulk crystal lattice constant a3 (a2 <a3). The strain-generating layer may include a fourth crystal layer in contact with an active-layer-facing surface of an n-th crystal layer, wherein the n-th crystal layer may be located closer to the active layer than the second crystal layer, and wherein a bulk crystal lattice constant is a4 the fourth crystal layer may be larger than a lattice constant of the nth crystal layer. The strain-generating layer may include at least one layer below a fifth crystal layer having a bulk crystal lattice constant a5 and a sixth crystal layer in contact with an active layer-facing surface of the fifth crystal layer. The sixth crystal layer may have a bulk crystal lattice constant a6 (a5 <a6). For example, the voltage-generating layer may include both the fifth crystal layer and the sixth crystal layer. The nitride crystal layer may have an intermediate layer between the reaction suppression layer and the voltage-generating layer. The intermediate layer may be in contact with the reaction suppression layer and have a larger bulk crystal lattice constant than the reaction suppression layer. The nitride crystal layer may have a thickness of 500 nm or more and 13000 nm or less. The stress-generating layer may contain carbon atoms in a concentration of 1 x 10 cm 'or more. The reaction suppression layer may have a thickness of 30 nm or more and 300 nm or less. The silicon wafer may have a thickness of 400 μm or more. The silicon wafer may have a diameter of 100 mm or more. The active layer may have a mirrorless front surface.
By a method for inspecting the above-described semiconductor wafer, it can be judged that the semiconductor wafer has passed the test when a Qx value of the reaction suppression layer obtained by X-ray Reciprocal Space Mapping on the nitride crystal layer is within a range of more than -0 , 6427 and less than -0,63977 falls. The test is judged successful when the Qx falls within the range of more than -0.6427 and less than -0.63977, and in addition, when a half-width of an X-ray peak in reciprocal lattice coordinates of a crystal forming the reaction suppression layer is within the range of 0.006 to 0.009 rlu.
Brief description of the drawings
Fig. 1 shows a cross-sectional view of a semiconductor wafer 100;
FIG. 2 is a cross-sectional view of a modification example of the semiconductor wafer 100; FIG.
FIG. 3 is a cross-sectional view of a semiconductor wafer 200; FIG.
4 shows a cross-sectional view of a semiconductor wafer 300;
Fig. 5 is a cross-sectional view of a semiconductor wafer 400;
Fig. 6 is a cross-sectional view of a semiconductor wafer 500;
Fig. 7 is a graph plotting the amount of distortion with respect to the thickness of a first crystal layer 106a;
Fig. 8 is a graph plotting the surface roughness with respect to the thickness of the first crystal layer 106a;
Fig. 9 is a graph showing the breakdown voltage with respect to the thickness of the first crystal layer 106a;
Fig. 10 is a graph plotting the variability of the sheet resistance with respect to the thickness of the first crystal layer 106a;
Fig. 11 shows AFM images for illustrating the front surface of a reaction suppression layer 104;
Fig. 12 is a graph for illustrating how the wafer is warped.
Fig. 13 is a graph showing how the distortion is related to the hole density;
Fig. 14 is a graph for illustrating how the distortion is related to the area ratio;
Fig. 15 shows results obtained by X-ray Reciprocal Space Mapping of the diffraction plane (-1-14);
Fig. 16 is a graph showing how the delay is related to the Qx value;
Fig. 17 is a graph showing how the distortion is related to the half-width of the X-ray peak; and
Fig. 18 is a graph showing the depth profile of a carbon atom concentration obtained by SIMS.
Description of exemplary embodiments
First version
1 shows a cross-sectional view of a semiconductor wafer 100. The semiconductor wafer 100 has a silicon wafer 102 and a nitride crystal layer formed on the silicon wafer 102. The silicon wafer 102 is a carrier wafer configured to support the nitride crystal layer. By using the silicon wafer 102 as a carrier wafer, the material cost can be lowered. In addition, using the silicon wafer 102 as a carrier wafer, a semiconductor manufacturing equipment used for conventional silicon processing can be used. These factors can lead to higher cost competitiveness. Further, by using the silicon wafer 102 as a carrier wafer, large wafers having a diameter of 150 mm or more can be provided inexpensively and for industrial purposes.
The nitride crystal layer has a reaction suppression layer 104, a stress generating layer 106 and an active layer 108, and the layers are arranged in the order of the reaction suppression layer, the voltage generation layer and the active layer such that the reaction suppression layer 104 is located closest to the silicon wafer 102 ,
The reaction suppression layer 104 may be configured to suppress reaction between silicon atoms and group III atoms. That is, the reaction suppression layer 104 may prevent the formation of Ga-based alloys contained in the group III nitride semiconductor layer on the reaction suppression layer 104 and Si contained in the silicon wafer 102. The reaction suppression layer 104 may be formed of AlxiGai.xiN (0 <xl <1), or typically be an AIN layer. The reaction suppression layer 104 can protect the front surface of the silicon wafer 102 and reliably support the nitride crystal layer. In addition, the reaction suppression layer 104 generates the seed of the nitride crystal layer to be formed on the silicon wafer 102.
In the semiconductor wafer of the present invention, the nitride layer formed first in the nitride crystal layer on the silicon wafer is the reaction suppression layer 104, and the crystal properties of the reaction suppression layer 104 substantially affect the crystal properties of the nitride crystal layer which is further coherently grown.
The voltage generating layer 106 facing surface of the 12th
Reaction suppressing layer 104 may have holes each having an area of 7 × 10 9 9 9 9 cm or more at a density of 1 × 10 / cm or more and 1 × 10 / cm or less. Non-patent documents 1 to 3 already disclose that holes can be formed in the reaction suppression layer 104. The area and density of the holes may vary depending on the surface treatment performed on the silicon wafer 102 and the deposition conditions of the reaction suppression layer 104.
However, the present inventors have discovered that the warpage of the semiconductor wafer 100 can be reduced and proper uniformity of the semiconductor wafer 100 can be ensured while the surface of the silicon wafer 102 is effectively protected as long as the above-described density and area conditions for the holes are satisfied , Here, the ratio between the area of the holes and the entire area of the reaction suppression layer 104 may be 4% or less.
It is preferable that the reaction suppression layer 104 has a Qx value of more than -0.6427 and less than -0.63977. Here, the Qx value is obtained by X-ray Reciprocal space mapping of the diffraction plane (-1-14) of the nitride crystal layer. Since the reaction suppression layer 104 is configured such that the Qx falls within the numerical range described above, the front surface of the silicon wafer 102 can be effectively protected, the warpage of the semiconductor wafer 100 can be reduced, and appropriate uniformity of the semiconductor wafer 100 can be ensured. Moreover, it is preferable if the
Half-width of the X-ray peak in the reciprocal lattice coordinates of the crystal forming the reaction suppression layer 104 falls within the range of 0.006 to 0.009 rlu (reciprocal lattice units). Since the reaction suppression layer 104 is configured such that the half-width of the X-ray peak falls within the aforementioned numerical range, the same effects can be produced.
The stress-generating layer 106 includes a two-layered stack structure 106c formed by a first crystal layer 106a and a second crystal layer 106b. The first crystal layer 106a includes a portion that is io
Contains carbon atoms in a concentration of 2> <10 cm 'or less. Since the first crystal layer 106a is configured to have a carbon concentration oo of 2x10 cm 'or less, the first crystal layer 106a itself achieves an improved crystallinity, which can help to improve the characteristics of the first crystal layer 106a, such as for example, the electrical properties, eg the dielectric strength and the sheet resistance, the mechanical properties such as the acoustic properties, and the chemical properties such as the reactivity with impurities. In addition, the enhancement of the crystallinity of the first crystal layer 106a improves the crystallinity of the layer formed on the first crystal layer 106a, such as the active layer 108, allowing the layer formed on the first crystal layer 106a to have better electrical, mechanical, and chemical properties having. When the layer formed on the first crystal layer 106a is the active layer 108, the active layer 108 can achieve improved mobility. That is, the active layer 108 can achieve an improvement in properties such as withstand voltage and mobility while reducing warpage of the wafer.
The first crystal layer 106a may have a portion containing carbon atoms in a concentration of 1 x 10 cm or less. In this way, the first crystal layer 106a and the layers formed thereon can be given further improved crystallinity or further improved properties.
The first crystal layer 106a preferably has a bulk crystal lattice constant a1 and a thickness of more than 5.0 nm and less than 20 nm. The second crystal layer 106b is preferably in contact with the surface of the first crystal layer 106a facing the active layer 108, and preferably has a bulk crystal lattice constant a2 (al <a2).
The first crystal layer 106a is made of, for example, AlxGai.xN (0.9 <x <1), or typically an AlN layer. Since the first crystal layer 106a is configured to have a thickness of more than 5.0 nm, the voltage generating layer 106 may have increased withstand voltage. It should be noted that the layer flatness is more likely to be affected as the thickness of the first crystal layer 106a increases. Therefore, the first crystal layer 106a preferably has a thickness of more than 5.0 nm and less than 10 nm, more preferably within a range of more than 6.0 nm and less than 10 nm, and particularly preferably within a range of more than 6, 0 nm and less than 9 nm.
The second crystal layer 106b is made of, for example, AlyGai.yN (0 <y <0.3). The second crystal layer 106b may have a thickness of 10 nm or more and 300 nm or less. When the second crystal layer 106b has a thickness of more than 300 nm, the semiconductor wafer 100 tends to distort in an upwardly convex manner. For this reason, the second crystal layer 106b preferably has a thickness of 300 nm or less. The second crystal layer 106b has more preferably a thickness of 200 nm or less, more preferably 100 nm. The second crystal layer 106b is ideally formed so that the crystal lattices of the second crystal layer 106b from the crystal lattices of the first crystal layer 106a at the heterojunction plane between the first crystal layer 106a and the second crystal layer 106b are coherently continuous. As discussed above, the bulk crystal lattice constant a2 of the second crystal layer 106b is greater than the bulk crystal lattice constant of the first crystal layer 106a. For this reason, when the second crystal layer 106b coherently extends from the first crystal layer 106a, the second crystal layer 106b accumulates therein the compressive stress against the first crystal layer 106a. In this way, the compressive stress is generated in the voltage-generating layer 106.
The first crystal layer 106a may have a portion that
Containing carbon atoms in a concentration of 5x10 cm 'or less, preferably 2 x IO18 cm'3 or less. Since the first crystal layer is configured to have a carbon concentration of 5 × 10 18 cm -3 or less, the first crystal layer 106a itself achieves an improved crystallinity, which can contribute to the properties of the first crystal layer 106a, such as electrical properties , eg the withstand voltage and sheet resistance, the mechanical properties, e.g. the acoustic properties, and the chemical properties, e.g. to improve the reactivity with impurities. In addition, the enhancement of the crystallinity of the first crystal layer 106a enhances the crystallinity of the layer formed on the first crystal layer 106a, for example, the active layer 108, allowing the layer formed on the first crystal layer 106a to have better electrical, mechanical, and chemical properties , When the layer formed on the first crystal layer 106a is the active layer 108, the active layer 108 can be improved in mobility. That is, the active layer 108 can achieve an improvement in properties such as withstand voltage and mobility while reducing the warpage of the wafer.
The second crystal layer 106b may have a portion containing carbon atoms in a concentration of 1 × 10 18 cm -3 or more. Since the second crystal layer 106b contains carbon atoms in a concentration of 1 x 10 cm 'or more, the second crystal layer 106b can achieve improved withstand voltage, eventually leading to improved withstand voltage of the strain-generating layer 106. The second crystal layer 106b preferably has a portion containing carbon atoms in a concentration of 5 × 10 18 cm -3 or more. In this way, the second crystal layer 106b and the strain-generating layer 106 can achieve a further improved withstand voltage.
In general, attempts can be made to compensate for the n-type impurities by implanting carbon to improve the dielectric strength of a nitride layer. However, the present inventors have studied such experiments and found that implanting carbon does not necessarily provide sufficient withstand voltage, and on the contrary, sufficient withstand voltage can be achieved by reducing the implantation of carbon into the first crystal layer 106a. Although the details have not been clarified as to how the sufficient withstand voltage has been achieved by reducing the implantation of carbon into the first crystal layer 106a, the present inventors conclude on the basis of the results that the improvement in resistivity resulting from the improvement of the Crystallinity of the first crystal layer 106a is more effective than the compensation achieved by implanting carbon in the high voltage region of 600V.
It should be noted that the heterointerface between the first crystal layer 106a and the second crystal layer 106b is not an ideal coherent interface, but actually has defects in a portion thereof. In the defective section lattice relaxation occurs. In fact, it is believed that a hetero-interface has a combination of coherently grown sections and defect-induced lattice-relaxed sections. In the case of the heterointerface between the first crystal layer 106a and the second crystal layer 106b, the coherently grown portions seem to dominate.
Since the stress generating layer 106 generates compressive stress, the compressive stress is compensated for the difference in thermal expansion coefficients with respect to the tensile stress generated in the nitride crystal layer. As a result, the warpage of the semiconductor wafer 100 can be reduced. In addition, when the first crystal layer 106a is configured to have a thickness of more than 5.0 nm and less than 20 nm, the withstand voltage increases and the level variability of the physical properties such as the sheet resistance can be reduced. That is, the nitride crystal layer formed on the silicon wafer 102 may be more uniform.
Although coherently continuous, the first crystal layer and the second crystal layer have different lattice constants. When the lattice constants are different from each other as described above, the increase in the difference between the lattice constants and the increase in the layer thickness results in accumulation of stress distortions in the layer as the layer grows. If the thickness of the grown layer exceeds the critical layer thickness, many defects can be generated to relax the stress distortion. As the layer continues to grow, even after the many defects have been created, the layer can not grow coherently and instead grows three-dimensionally. Finally, instead of a mirror-finished semiconductor wafer, a white and turbid semiconductor wafer is obtained.
Because of the growth process related problems described above, it is difficult for a heterostructure such as the first crystal layer 106a and the second crystal layer 106b to achieve excellent characteristics when the first crystal layer 106a has a thickness of 5 nm or more , When the first crystal layer 106a has a large thickness, the layer flatness is likely to be impaired in the embodiments of the present invention. However, by appropriately controlling the growth conditions and the like, the front surface of the nitride crystal layer or the semiconductor wafer (the front surface of the active layer 108) is mirror-finished. For example, when the growth temperature assumes a temperature of 900 ° C. or less due to malfunction of the heater of the growth furnace, the nitride crystal layer grows three-dimensionally and the obtained semiconductor wafer becomes white and cloudy and has no mirror-finished front surface. If the semiconductor wafer did not have a mirror-finished front surface, it had an extremely high sheet resistance, so that the resulting device could not work.
Generally, as the thickness of a nitride crystal layer (e.g., the strain-generating layer 106) increases, it is expected that the resistance increases or the withstand voltage increases. With respect to the semiconductor wafer of the present invention, when the first crystal layer 106a has a thickness of 5 nm or more and a wafer having a mirror-finished front surface is used, warpage is reduced and the uniformity of mobility increases unexpectedly while the withstand voltage remains unchanged. Herein, the term "a mirror-finished front surface" of a wafer means that the wafer is neither white nor cloudy when irradiated with normal fluorescent light (1000 to 5000 lux). Although it has not yet been clarified how the seemingly unrelated characteristic parameters are improved in a balanced manner, the present inventors conclude that the improvements may result from the distortion observed during the growth process.
The active layer 108 is made of, for example, Alx4Gai-X4N (0 <x4 <1) or is typically a GaN layer. The active layer 108 may be an AlInGaN layer. The active layer 108 is a layer in which an electronic element is to be formed later. The active layer 108 can be divided into two layers. The upper layer may be a high purity layer having as low as possible a concentration of impurities such as carbon atoms, and the lower layer may contain carbon atoms. The presence of the carbon atoms in the lower layer can help increase the withstand voltage, and the high purity of the upper layer can help to reduce the scattering of the carriers caused by the impurity atoms and thus increase the mobility.
The nitride crystal layer preferably has a thickness of 500 nm or more and 13000 nm or less. Since the nitride crystal layer is configured to have a thickness within this range, the warpage of the semiconductor wafer 100 can be reduced. When the silicon wafer 102 has a thickness of 400 μm or more and a diameter of 100 mm or more, the reaction suppression layer 104 preferably has a thickness of 30 nm or more and 300 nm or less. Since the silicon wafer 102 and the reaction suppression layer 104 are configured to be within the protruding portions, the warpage of the semiconductor wafer 100 can be reduced.
Therefore, when the temperature drops from the high temperature maintained during the epitaxial growth to room temperature, the nitride crystal layer shrinks more than the silicon wafer 102, thereby generating a tensile stress in the nitride crystal layer. However, in the semiconductor wafer 100 of the present embodiment, the stress generating layer 106 generates a compressive stress. Therefore, the compressive stress can be balanced with respect to the tensile stress generated by the temperature drop in the nitride crystal layer. In this way, the warpage of the semiconductor wafer 100 can be reduced. In the semiconductor wafer 100 of the present embodiment, the first crystal layer 106a has a thickness of more than 5.0 nm. Therefore, a high withstand voltage can be achieved, and the
Flat uniformity of physical properties, such as sheet resistance, can be improved.
It should be noted that as long as the stress-generating layer 106 has the two-layered stack structure 106c formed by the first crystal layer 106a and the second crystal layer 106b, the other layer features of the voltage-generating layer 106 are freely configurable. For example, the stress-generating layer 106 may be a so-called graded crystal layer in which the crystal layers forming the voltage-generating layer 106 have successively changing compositions in the depth direction. In this case, the voltage generating layer 106 may be configured such that the Ga content increases toward the front surface. It is not preferred if the stress-generating layer 106 has layer features that can completely or partially compensate for the compressive stress generated by the two-layered stack structure 106c.
Any layers may be disposed between the reaction suppression layer 104 and the stress-generating layer 106, between the stress-generating layer 106 and the active layer 108, or on the active layer 108. For example, as shown in FIG. 2, an intermediate layer 110 may be formed between the reaction suppression layer 104 and the strain-generating layer 106, and a Schottky layer 112 may be formed on the active layer 108.
The intermediate layer 110 is interposed between the reaction suppression layer 104 and the stress generating layer 106 and in contact with the reaction suppression layer 104, and has a larger bulk crystal lattice constant than the reaction suppression layer 104. The intermediate layer 110 is made of, for example, AlX 2 GaI-X 2 N (0 <x 2 <1). The interlayer 110 may ideally be formed such that the crystal lattices of the interlayer 110 are coherently continuous from the crystal lattices of the reaction suppression layer 104 at the heterojunction plane between the interlayer 110 and the reaction suppression layer 104. In this way, the intermediate layer 110 can generate a compressive stress due to the difference in lattice constant between the intermediate layer 110 and the reaction suppression layer 104. The intermediate layer 110 increases the size of the initial seed growing in the
Reaction suppression layer 104 is formed to form a base plane for the stress-generating layer 106 to be formed on the intermediate layer 110.
It has been described above that the intermediate layer 110 and the reaction suppression layer 104 are coherently continuous at the heterointerface therebetween, but this requirement is only ideal. In reality, grid relaxation occurs due to defects and the like, and the coherently grown areas are only dominant. This was similarly explained with reference to the heterointerface between the first crystal layer 106a and the second crystal layer 106b.
The Schottky layer 112 is made of, for example, Al ^ Ga ^ N (0 <x5 <1). At the heterointerface between the active layer 108 and the Schottky layer 112, two-dimensional electron gas (2DEG) is generated, which can serve as the channel layer of the transistor. The Schottky layer 112 may be appropriately modified depending on the structure of the transistor to be formed.
Second embodiment
3 shows a cross-sectional view of a semiconductor wafer 200. The semiconductor wafer 200 similarly to the semiconductor wafer 100 has a nitride crystal layer formed on a silicon wafer 102. The nitride crystal layer has a reaction suppression layer 104, a stress generating layer 106, and an active layer 108. In contrast to the semiconductor wafer 100, the semiconductor wafer 200 has a plurality of two-layered stacked structures 106 c in the voltage-generating layer 106. Except for this, the semiconductor wafer 200 is the same as the semiconductor wafer 100.
The plurality of two-layered stacked structures 106c may form a multilayered stacked structure in which many two-layered stacked structures 106c are repeatedly stacked, in other words a superlattice structure. The number of two-layer stacked structures 106c may be in the range of 2 to 500, for example. By stacking many two-layer stacked structures 106c, the stress-generating layer 106 can generate a higher compressive stress. In addition, by controlling the number of stacked two-layer stacked structures 106c, the magnitude of the compressive stress generated in the stress-generating layer 106 can be conveniently controlled. In addition, by stacking many two-layer stacked structures 106c, the effects of improving the withstand voltage by the presence of the first crystal layer 106a can be increased.
Third embodiment
4 shows a cross-sectional view of a semiconductor wafer 300. Similar to the semiconductor wafer 100, the semiconductor wafer 300 has a nitride crystal layer formed on a silicon wafer 102. The nitride crystal layer has a reaction suppression layer 104, a stress generating layer 106, and an active layer 108. In contrast to the semiconductor wafer 100, the semiconductor wafer 300 further includes a third crystal layer 106d in the voltage-generating layer 106. The third crystal layer 106d is in contact with the surface of the second crystal layer 106b facing the active layer 108 and has a bulk crystal lattice constant a3 (a2 <a3). Besides, the semiconductor wafer 300 is the same as the semiconductor wafer 100.
The third crystal layer 106d is made of, for example, AlyGai.yN (0 <y <1), or typically an AlGaN layer. The third crystal layer 106d may have any thickness. The third crystal layer 106d is ideally formed such that the crystal lattices of the third crystal layer 106d with the crystal lattices of the second crystal layer 106b at the heterojunction plane between the second crystal layer 106b and the third crystal layer 106d are coherently continuous. The bulk crystal lattice constant a3 of the third crystal layer 106d is larger than the bulk crystal lattice constant a2 of the second crystal layer 106b. For this reason, the third crystal layer 106d accumulates the compressive stress against the second crystal layer 106b. Therefore, the compressive stress generated by the third crystal layer 106d and the second crystal layer 106b is superimposed on the compressive stress generated by the first crystal layer 106a and the second crystal layer 106b. As a result, the stress-generating layer 106 generates a larger compressive stress.
It has been described above that the third crystal layer 106d and the second crystal layer 106b are coherently continuous at the heterointerface therebetween, but this requirement is only ideal. In reality, grid relaxation occurs due to defects and the like, and the coherently grown areas are only dominant. This was similarly explained with reference to the heterointerface between the first crystal layer 106a and the second crystal layer 106b.
Fourth embodiment
5 shows a cross-sectional view of a semiconductor wafer 400. The
Semiconductor wafer 400, similar to semiconductor wafer 100, has a nitride crystal layer formed on a silicon wafer 102. The nitride crystal layer has a reaction suppression layer 104, a stress generating layer 106, and an active layer 108. In contrast to the semiconductor wafer 100, the semiconductor wafer 400 further includes a fourth crystal layer 106e in the voltage-generating layer 106. The fourth crystal layer 106e is in contact with the surface of an n-th crystal layer 106n facing the active layer 108, and has a bulk crystal lattice constant a4. The nth crystal layer 106n is located closer to the active layer 108 than the second crystal layer 106b, and the .theta
Volume crystal lattice constant a4 is greater than the lattice constant of the nth crystal layer 106n. Besides, the semiconductor wafer 400 is the same as the semiconductor wafer 100. When the nth crystal layer 106n is the third crystal layer 106d of the semiconductor wafer 300, the semiconductor wafer 400 is patterned such that the first crystal layer 106a, the second crystal layer 106b, the third crystal layer 106d and the fourth crystal layer 106e are sequentially stacked and the
Volume crystal lattice constant increases in the direction from the first crystal layer 106a to the fourth crystal layer 106e.
The fourth crystal layer 106e is made of, for example, AlyGai_yN (0 <y <1) or is typically an AlGaN layer. The fourth crystal layer 106e may have any thickness. The fourth crystal layer 106e is ideally formed such that the crystal lattices of the fourth crystal layer 106e are coherently continuous with the crystal lattices of the nth crystal layer 106n at the heterojunction plane between the fourth crystal layer 106e and the nth crystal layer 106n. The bulk crystal lattice constant of the fourth crystal layer 106e is larger than the bulk crystal lattice constant of the nth crystal layer 106n. For this reason, the fourth crystal layer 106e accumulates the compressive stress against the nth crystal layer 106n. Therefore, the through the n-th crystal layer 106n and the fourth
Crystal layer 106e superimposed compressive stress generated by the first crystal layer 106a and the second crystal layer 106b compressive stress. As a result, the stress-generating layer 106 generates a larger compressive stress.
It has been described above that the fourth crystal layer 106e and the nth crystal layer 106n are coherently continuous at the heterointerface therebetween, but this requirement is only ideal. In reality, grid relaxation occurs due to defects and the like, and the coherently grown areas are only dominant. This was similarly explained with reference to the heterointerface between the first crystal layer 106a and the second crystal layer 106b. Fifth embodiment
6 shows a cross-sectional view of a semiconductor wafer 500. The semiconductor wafer 500 similarly to the semiconductor wafer 100 has a nitride crystal layer formed on a silicon wafer 102. The nitride crystal layer has a reaction suppression layer 104, a stress generating layer 106, and an active layer 108. Unlike the semiconductor wafer 100, the semiconductor wafer 500 further includes a fifth crystal layer 106f and a sixth crystal layer 106g in the voltage-generating layer 106. The fifth crystal layer 106f has a bulk crystal lattice constant a5, and the sixth crystal layer 106g is in contact with the surface of the fifth crystal layer 106f facing the active layer 108, and has a bulk crystal lattice constant a6 (a5 <a6). Besides, the semiconductor wafer 500 is the same as the semiconductor wafer 100.
The fifth crystal layer 106f is made of, for example, AlyGai.yN (0 <y <1) or typically an AlGaN layer. The fifth crystal layer 106f may have any thickness and may have a thickness of 5 nm or less. The sixth crystal layer 106g is made of, for example, AlyGai.yN (0 <y <1), or typically an AlGaN layer. The sixth crystal layer 106g may have any thickness. The sixth crystal layer 106g is ideally formed such that the crystal lattices of the sixth crystal layer 106g are coherently continuous with the crystal lattices of the fifth crystal layer 106f at the heterojunction plane between the sixth crystal layer 106g and the fifth crystal layer 106f. As discussed above, the bulk crystal lattice constant a6 of the sixth crystal layer 106g is larger than the bulk crystal lattice constant a5 of the fifth crystal layer 106f. For this reason, when the sixth crystal layer 106g of the fifth crystal layer 106f is coherent, the sixth crystal layer 106g accumulates the compressive stress against the fifth crystal layer 106f. Therefore, the compressive stress generated by the fifth crystal layer 106f and the sixth crystal layer 106g is superimposed on the compressive stress generated by the first crystal layer 106a and the second crystal layer 106b. As a result, the stress-generating layer 106 generates a larger compressive stress.
It has been described above that the fifth crystal layer 106f and the sixth crystal layer 106g are coherently continuous at the heterointerface therebetween, but this requirement is only ideal. In reality, lattice relaxation due to defects and the like occurs, and the coherently grown regions are only dominant. This was similarly explained with reference to the heterointerface between the first crystal layer 106a and the second crystal layer 106b. FIG. 6 shows that the fifth crystal layer 106f and the sixth crystal layer 106g are located closer to the wafer than the two-layered stacked structure 106c, but may be located closer to the active layer 108 than the two-layered stacked structure 106c.
The layer structures described in the above-described second to fifth embodiments can be freely combined with each other, unless the combinations contradict the idea of the invention. Moreover, the compositions of the individual crystal layers and the distributions within the individual layers discussed with reference to the first to fifth embodiments are freely modifiable as long as the specified requirements are satisfied. For example, the distribution of the composition in each crystal layer may be uniform or graded in the thickness direction. The thicknesses of the individual crystal layers described in the first to fifth embodiments are freely modifiable as long as the specified requirements are satisfied. The combinations of the composition distributions and the thicknesses of the individual crystal layers are freely modifiable as long as the specified requirements are met.
The crystal layers described in the first to fifth embodiments may be formed using well known epitaxial growth techniques such as metalorganic chemical vapor deposition (MOCVD). The manufacturing conditions for the MOCVD technique, such as source gases, manufacturing equipment, and deposition temperatures, may be the same as known materials, equipment, and conditions. However, regarding the method of manufacturing the semiconductor wafers 100 to 500, the thickness t of the first crystal layer 106a is determined according to Expression 1, and the first crystal layer 106a may be formed to have the predetermined thickness t. (Expression 1) T = 0.00050 x T + 3.5 (nm)
Here, T denotes the total thickness of the nitride crystal layer. In this way, the fabricated semiconductor wafer 100 and the other semiconductor wafers produced can undergo little warpage and achieve high withstand voltage.
In the above-described first to fifth embodiments, it is preferable at the heterojunction plane between the first crystal layer 106a and an underlying crystal layer located closer to the silicon wafer 102 than the first crystal layer 106a when the crystal lattices of the first crystal layer 106a are from the crystal lattices of the lower ones Crystal layer are not coherently continuous and therefore a lattice relaxation occurs. Here, the term "non-coherently continuous and therefore lattice relaxation" does not mean that ideal and perfect lattice relaxation occurs, but that the interface has a combination of coherent regions and lattice-relaxed regions, and that the lattice-relaxed regions dominate.
In the first to fifth embodiments described above, the bulk crystal lattice constants of the crystal layers made of Alx GaI_x N (0 <x <1) and forming the nitride crystal layer can be controlled by varying the Al content x. The coherent or noncoherent growth at the heterojunction plane can be controlled by varying the processing conditions such as growth temperature.
Sixth embodiment
In the first to fifth embodiments, the features of the present invention are implemented as semiconductor wafers 100 to 500, but the features of the present invention may also be implemented as a method of testing a semiconductor wafer. That is, the features of the present invention may be implemented as a method of inspecting a semiconductor wafer such as a silicon wafer 102 and a nitride crystal layer formed on the silicon wafer 102, the nitride crystal layer having a reaction suppression layer 104 configured to react between a silicon atom and suppressing a group III atom, a stress-generating layer 106 configured to generate a compressive stress, and having an active layer 108 in which an electronic element is to be formed, wherein the reaction suppression layer 104, the stress-generating layer 106, and the active layer 108 are arranged in an order of the reaction suppression layer, the voltage generation layer and the active layer such that the reaction suppression layer 104 is located closest to the silicon wafer 102. Here, it is judged that the semiconductor wafer has passed the test when a Qx value of the reaction suppression layer 104 obtained by X-ray Reciprocal space mapping at the diffraction plane (-1-14) of the nitride crystal layer is within a range of more than -0 , 6427 and less than -0,63977.
Here, it can be judged that the semiconductor wafer has passed the test when the Qx value is within the range of more than -0.6427 and less than -0.63977, and in addition, when a half-value width of an X-ray peak in reciprocal lattice coordinates of a crystal, which forms the reaction suppression layer 104 is within a range of 0.006 to 0.009 rlu.
First working example
The reaction suppression layer 104, the intermediate layer 110, the stress-generating layer 106, the active layer 108, and the Schottky layer 112 were formed sequentially on the silicon wafer 102 (having a diameter of 150 mm) using an MOCVD technique. An AIN layer having a thickness of 150 to 230 nm was formed as the reaction suppression layer 104, and a
AlGaN layer having a thickness of 250 nm was formed as the intermediate layer 110. An AIN layer having a thickness of 4.6 to 8.5 nm was formed as the first crystal layer 106a, an AlGaN layer having a thickness of 20 to 28 nm was formed as the second crystal layer 106b, and 60 to 120 two-layered stacked structures 106c were stacked, each consisting of an A1N layer and an AlGaN layer. The result was the voltage generating layer 106. A GaN layer having a thickness of 600 to 1200 nm was formed as the active layer 108, and an AlGaN layer having a thickness of 25 nm was formed as the Schottky layer 112. The compositions of the respective layers were varied by changing the ratio between the Al source gas and the Ga source gas. The growth temperature was varied within a range of 1100 to 1175 ° C.
In the manner described above, semiconductor wafers of first to eighth exemplary experiments were prepared. Table 1 shows the designed thickness (units: nm) of each crystal layer in each exemplary experiment. Η
he ο »
fT I- '
Table 2 evaluates the total thickness, warpage, surface roughness, breakdown voltage, and sheet resistance variability of the semiconductor wafers of the first through eighth exemplary experiments.
The thickness was measured by ellipsometry and the surface roughness was evaluated using the RMS in the 10 μm square field of view of the atomic force microscope (AFM).
Table 2
The total thickness of the reaction suppression layer 104, the interlayer 110, the stress-generating layer 106, the active layer 108, and the Schottky layer 112 were within the range of 2779 to 5692 nm, and thus corresponded substantially to the designed thickness. FIGS. 7 to 10 are graphs showing the thickness of the first crystal layer 106a as a function of warpage, surface roughness, breakdown voltage, and sheet resistance variability.
The graph in FIG. 7 shows that the distortion is large or large in the negative direction when the thickness of the first crystal layer 106a is 5.0 nm or less, and the distortion is small when the thickness of the first crystal layer 106a is 5, Exceeds 0 nm. If the thickness exceeds 5.0 nm, it can not be determined that the warpage is clearly dependent on the thickness of the first crystal layer 106a. The graph in Fig. 8 indicates that as the thickness of the first crystal layer 106a increases, the surface roughness increases. For this reason, the thickness of the first crystal layer 106a in the present invention is set to less than 20 nm, preferably 10 nm or less, more preferably 9 nm or less.
The graph in Fig. 9 shows that as the thickness of the first crystal layer 106a increases, the breakdown voltage increases, that is, the withstand voltage becomes better. It has been confirmed that a breakdown voltage of 600 V or more or excellent withstand voltage can be realized when the thickness of the first crystal layer 106a exceeds 5.0 nm.
The graph in FIG. 10 indicates that the variability of the sheet resistance value is large when the thickness of the first crystal layer 106a is 5.0 nm or less. This means that the uniformity is deteriorated when the thickness of the first crystal layer 106a is 5.0 nm or less, and that the physical properties such as the sheet resistance are excellent uniform when the thickness of the first crystal layer 106a is within that in the or within the range of greater than 5.0 nm and less than 20 nm.
When the semiconductor wafers of the first to eighth exemplary experiments were observed with the naked eye under fluorescent light having an illuminance of 2000 lux, none of the semiconductor wafers had a white and cloudy front surface, but all of the semiconductor wafers had a mirror-finished surface.
Second working example
The reaction suppression layer 104, the intermediate layer 110, the stress-generating layer 106, the active layer 108, and the Schottky layer 112 were sequentially formed on the silicon wafer 102 using an MOCVD method. The front surface of the silicon wafer 102 was treated by using ammonia or the Al source gas before forming the reaction suppression layer 104, and an AIN layer having a thickness of 150 nm was formed as the reaction suppression layer 104. An AlGaN layer having a thickness of 250 nm was formed as the intermediate layer 110. An AIN layer having a thickness of 7 nm was formed as the first crystal layer 106a, an AlGaN layer having a thickness of 28 nm was formed as the second crystal layer 106b, and 84 two-layered stack structures 106c each consisting of an AlN layer and AlGaN layer were stacked. The result was the voltage-generating layer 106. A GaN layer having a thickness of 1500 nm was formed as the active layer 108, and an AlGaN layer having a thickness of 25 nm was formed as the Schottky layer 112. The compositions of the respective layers were varied by changing the ratio between the Al source gas and the Ga source gas. The growth temperature was varied in the range of 1130 to 1260 ° C.
Fig. 11 shows atomic force microscope (AFM) images obtained using an AFM and shows the front surface of the reaction suppression layer 104 during the formation of the reaction suppression layer 104. The black (dark) portions are the holes. The size (area) of the holes is about 7 x 10'12 cm 2 or more.
FIG. 12 is a graph showing how the warpage is affected by changing the pre-treatment conditions before the formation of the reaction suppression layer 104. The horizontal axis represents the distance from the center of the wafer, and the vertical axis represents the position (height) of the front surface with respect to the distance from the center of the wafer. That is, the wafer conveys upward convexly or downwardly convexly the amount of delay changes depending on the pretreatment conditions.
Fig. 13 is a graph showing how the distortion is related to the hole density, and Fig. 14 is a graph showing how the distortion is related to the area ratio. The graphs indicate that the distortion is small when the hole density is 1 × 10 8 / cm 2 or more and 1 × 10 9 / cm 2 or less, and that the distortion is small when the ratio between the hole area and the total area (the Area ratio) is 4% or less.
Third Working Example Similar to the second working example, the reaction suppression layer 104, the intermediate layer 110, the stress generating layer 106, the active layer 108, and the Schottky layer 112 were formed on the silicon wafer 102.
Fig. 15 shows the results of the X-ray reciprocal space mapping in the reciprocal space of the diffraction plane (-1-14) of the semiconductor wafer, and represents the peak of the X-ray reciprocal plane of the reaction suppression layer 104. The peak of the reaction suppression layer 104 is indicated by the black dot in the drawing. The position of the peak (the black dot) of the reaction suppression layer 104 may indicate the Qz and Qx values. Here, Qz indicates the c-axis length, and Qx indicates the a-axis length. Regarding the semiconductor wafer of the third working example, changes in the pretreatment conditions prior to the formation of the reaction suppression layer 104 lead to changes in the warpage of the wafer (see Fig. 12), similarly to the semiconductor wafer of the second working example. Here, the position of the peak peak of the reaction suppression layer 104 is shifted in the X-ray reciprocal plane (Qx-Qz plane) depending on the value of the distortion.
Fig. 16 is a diagram for illustrating how the warp is related to Qx. The graph indicates that the delay increases with increasing Qx value. Specifically, the graph indicates that the value of the delay falls within an appropriate range when the AIN layer serving as the reaction suppression layer 104 has a Qx value of more than -0.6427 and less than -0.63977.
Fig. 17 is a graph showing how the distortion is related to the half-width of the X-ray peak. The graph indicates that the distortion decreases as the half-width of the X-ray peak decreases.
Fourth working example
The reaction suppression layer 104, the intermediate layer 110, and the stress-generating layer 106 were formed on the silicon wafer 102 under the same conditions as in the first working example. The depth profile of the carbon atom concentration was measured by secondary ion mass spectrometry (SIMS).
Fig. 18 shows one for representing the depth profile of the carbon atom concentration. FIG. 18 also shows the relationship between the Ga atoms and the Al atoms. The high Al portion is the first crystal layer 106a, and the high Ga portion is the second crystal layer 106b. As is apparent from FIG. 18, the carbon concentration in the first crystal layer 106a having a high Al content is low, and the carbon concentration is high in the second crystal layer 106b having a high Ga content. The carbon concentration in the first crystal layer 106a is 2 × 10 18 cm -3 or less or 1 × 10 cm -1 or less in at least a part of the first crystal layer 106a. The carbon concentration in the second crystal layer 106b is at least in a part of the second crystal layer 106b 1 χ 1018 cm'3 or more or 5x10 cm 'or more. Fifth working example
The reaction suppression layer 104, the intermediate layer 110, and the strain-generating layer 106 were formed on the silicon wafer 102 under the same conditions as in the third exemplary experiment in the first working example. The depth profile of the carbon atom concentration was measured by secondary ion mass spectrometry (SIMS).
It has been shown that the carbon concentration in the first crystal layer IQ Λ 106a does not reach or drop below 2 × 10 cm. If the
IO T
Carbon concentration in the first crystal layer 106a does not reach or drop below 2x10 cm ', the obtained semiconductor wafer was characterized by a large draft and a withstand voltage of less than 600 V as apparent from the results of the third exemplary experiment. In other words, when the carbon concentration in the first crystal layer 106a is equal to or smaller than 2 χ 1018 3 # cm ', the resulting wafer undergoes little warpage and reaches sufficient withstand voltage.
Description of Reference Numerals 100: semiconductor wafer, 102: silicon wafer, 104: reaction suppression layer, 106: stress generating layer, 106a: first crystal layer, 106b: second crystal layer, 106c: two-layered stacked structure, 106d: third crystal layer, 106e: fourth crystal layer, 106f: fifth crystal layer, 106g: sixth crystal layer, 106n: nth crystal layer, 108: active layer, 110: intermediate layer, 112: Schottky layer, 200: semiconductor wafer, 300: semiconductor wafer, 400: semiconductor wafer, 500: semiconductor wafer.

权利要求:
Claims (22)
[1]
claims:
A semiconductor wafer having a silicon wafer and a nitride crystal layer on the silicon wafer, the nitride crystal layer having a reaction suppression layer configured to suppress a reaction between a silicon atom and a group III atom, a stress generating layer configured to generate a compressive stress and an active layer in which an electronic element is to be formed, the reaction suppression layer, the voltage generating layer and the active layer are arranged in an order of the reaction suppression layer, the voltage generation layer and the active layer, the reaction suppression layer being located closest to the silicon wafer , and the strain-generating layer comprises: a first crystal layer having a bulk crystal lattice constant al; and a second crystal layer in contact with an active layer facing surface of the first crystal layer, the second crystal layer having a bulk crystal lattice constant a2 (al <a2).
[2]
The semiconductor wafer according to claim 1, wherein the first crystal layer has a portion containing carbon atoms of IO 2 in a concentration of 2 × 10 cm -1 or less.
[3]
The semiconductor wafer according to claim 2, wherein the first crystal layer has a portion containing carbon atoms in a concentration of 1x10 cm 'or less.
[4]
The semiconductor wafer according to any one of claims 1 to 3, wherein the first crystal layer has a thickness of more than 5.0 nm and less than 20 nm.
[5]
The semiconductor wafer according to claim 4, wherein the second crystal layer has a thickness of 10 nm or more and 300 nm or less.
[6]
The semiconductor wafer according to any one of claims 1 to 5, wherein the reaction suppression layer on a surface facing the voltage-generating layer has holes each having an area of 7 × 10 -12 cm 2 or more at a density of 1 × 10 8 / cm 2 or more and 1 × 10 9 / cm2 or less.
[7]
The semiconductor wafer according to claim 6, wherein a ratio between the area of the holes and a total area of the reaction suppression layer is 4% or less.
[8]
The semiconductor wafer according to any one of claims 1 to 7, wherein a Qx value of a diffraction plane (-1-14) of the reaction suppression layer obtained by performing X-ray Reciprocal space mapping on the nitride crystal layer is more than -0 , 6427 and less than -0.63977.
[9]
The semiconductor wafer according to claim 8, wherein a half width of an X-ray peak in reciprocal lattice coordinates of a crystal constituting the reaction suppression layer is within a range of 0.006 to 0.009 rlu (reciprocal lattice units).
[10]
The semiconductor wafer according to any one of claims 4 to 9, wherein the first crystal layer has a portion containing carbon atoms in a concentration of 5 × 10 cm -1 or less. 1 2 3 1 The semiconductor wafer according to any one of claims 2 to 10, wherein 2, the second crystal layer has a portion containing carbon atoms 3 in a concentration of 1 x 10 18 cm -3 or more.
[11]
The semiconductor wafer according to claim 11, wherein the second crystal layer has a portion containing carbon atoms in a concentration of 5 × 10 2 cm -3 or more.
[12]
The semiconductor wafer according to any one of claims 2 to 12, wherein the first crystal layer is AlxGai.xN (0.9 <x <1), and the second crystal layer is AlyGai.yN (0 <y <0.3).
[13]
The semiconductor wafer according to any one of claims 2 to 13, wherein the strain-generating layer has a plurality of two-layered stacked structures, each of which is composed of the first crystal layer and the second crystal layer.
[14]
The semiconductor wafer according to any one of claims 2 to 13, wherein the strain-generating layer further comprises a third crystal layer in contact with a surface of the second crystal layer facing the active layer and having a bulk crystal lattice constant a3 (a2 <a3).
[15]
The semiconductor wafer according to any one of claims 2 to 13, wherein said stress-generating layer further comprises a fourth crystal layer in contact with an active-layer-facing surface of an n-th crystal layer, said n-th crystal layer being located closer to said active layer as the second crystal layer, and a volume crystal lattice constant a4 of the fourth crystal layer is larger than a lattice constant of the nth crystal layer. The semiconductor wafer according to any one of claims 2 to 13, wherein the strain-generating layer further comprises: 2, a fifth crystal layer having a bulk crystal lattice constant a5; and a sixth crystal layer in contact with an active layer facing surface of the fifth crystal layer, the sixth crystal layer having a bulk crystal lattice constant a6 (a5 <a6).
[16]
The semiconductor wafer according to any one of claims 2 to 17, wherein the nitride crystal layer further comprises an intermediate layer between the reaction suppression layer and the voltage-generating layer, the intermediate layer being in contact with the reaction suppression layer and having a larger bulk crystal lattice constant than the reaction suppression layer.
[17]
The semiconductor wafer according to any one of claims 2 to 18, wherein the nitride crystal layer has a thickness of 500 nm or more and 13000 nm or less.
[18]
The semiconductor wafer according to any one of claims 2 to 19, wherein the stress-generating layer contains carbon atoms in a concentration of 1 x 10 19 cm -3 or more.
[19]
The semiconductor wafer according to any one of claims 2 to 20, wherein the reaction suppression layer has a thickness of 30 nm or more and 300 nm or less, the silicon wafer has a thickness of 400 μm or more, and the silicon wafer has a diameter of 100 mm or more ,
[20]
22. A semiconductor wafer according to any one of claims 2 to 21, wherein the active layer has a mirror-finished surface.
[21]
23. A method of inspecting a semiconductor wafer having a silicon wafer and a nitride crystal layer on the silicon wafer, the nitride crystal layer having a reaction suppression layer configured to suppress a reaction between a silicon atom and a group III atom, a strain-generating layer configured is to generate a compressive stress and has an active layer in which an electronic element is to be formed, wherein the reaction suppressing layer, the voltage generating layer and the active layer are arranged in an order of the reaction suppressing layer, the voltage generating layer and the active layer the reaction suppression layer is located next to the silicon wafer, and the test is judged to pass when a Qx value of the reaction suppression layer obtained by X-ray Reciprocal space mapping on the nitride crystal layer is obtained rd, within a range of more than -0.6427 and less than -0.63977.
[22]
24. The method of claim 23, wherein the test is judged passed when the Qx value is within the range of more than -0.6427 and less than -0.63977, and also when the half-width of an X-ray peak in reciprocal lattice coordinates of a the reaction suppression layer-forming crystal is within a range of 0.006 to 0.009 rlu.

类似技术:

---

公开号 | 公开日 | 专利标题

---

AT518350A2|2017-09-15|Semiconductor wafer and method for testing a semiconductor wafer

---

DE112010003214B4|2016-06-16|EPITAXIAL SUBSTRATE FOR A SEMICONDUCTOR DEVICE, METHOD FOR PRODUCING AN EPITAXIS SUBSTRATE FOR A SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICE

---

DE10392313B4|2014-07-10|Gallium nitride based devices and manufacturing processes

---

EP1604390B9|2010-09-15|Method for the production of stress-relaxed layer structure on a non-lattice adapted substrate and utilization of said layer system in electronic and/or optoelectronic components

---

DE102011100241A1|2011-12-01|Nitride Semiconductor Device

---

DE112014003533T5|2016-04-14|Semiconductor wafer and method for producing the semiconductor wafer

---

DE102010045196A1|2011-03-24|Compound semiconductor substrate

---

DE112010005101T5|2012-12-06|EPITAXIAL WAFER AND SEMICONDUCTOR ELEMENT

---

DE102013106683A1|2014-01-02|Semiconductor devices and methods of making the same

---

DE112014004744T5|2016-10-27|n-type aluminum nitride single crystal substrate and vertical nitride semiconductor device

---

DE102015102592A1|2015-10-29|A method of growing a nitride single crystal and a method of manufacturing a nitride semiconductor device

---

DE102012103686A1|2013-10-31|Epitaxial substrate, process for producing an epitaxial substrate and optoelectronic semiconductor chip with an epitaxial substrate

---

DE102010056409A1|2012-06-28|Group III nitride based layer sequence, semiconductor device comprising a group III nitride based layer sequence and methods of fabrication

---

DE102010003286A1|2010-10-21|Compound semiconductor substrate

---

DE112016005028T5|2018-08-09|EPITAXIAL SUBSTRATE FOR SEMICONDUCTOR ELEMENTS, SEMICONDUCTOR ELEMENTS AND PRODUCTION PROCESS FOR EPITAXIAL SUBSTRATES FOR SEMICONDUCTOR ELEMENTS

---

DE102012201917A1|2012-08-23|Nitride semiconductor substrate and process for its production

---

DE112011103385T5|2013-08-14|Semiconductor device and method of making the same

---

WO2004057680A1|2004-07-08|Radiation-emitting semiconductor body and method for production thereof

---

DE112013002033T5|2015-04-16|Epitaxial substrate, semiconductor device, and method of manufacturing a semiconductor device

---

DE102006027841B4|2013-03-21|Method for producing a III-nitride semiconductor device

---

DE102012217631A1|2014-03-27|Optoelectronic component with a layer structure

---

DE102009019281A1|2010-04-22|Group III Nitride Semiconductor, Group III Nitride Semiconductor Surface Treatment Process, Method of Making Same, and Group III Nitride Semiconductor Structure

---

DE102017103879B4|2018-10-04|Semiconductor components with aluminum silicon nitride layers

---

DE112016005025T5|2018-08-23|EPITAXIAL SUBSTRATE FOR SEMICONDUCTOR ELEMENTS, SEMICONDUCTOR ELEMENTS AND PRODUCTION PROCESS FOR EPITAXIAL SUBSTRATES FOR SEMICONDUCTOR ELEMENTS

---

DE112014002691T5|2016-03-03|Excitation region comprising nanodots | in a matrix crystal grown on Si substrate and made of AlyInxGa1-y-xN crystal | with zincblende structure |. and light-emitting device | obtained by using the same

同族专利:

---

公开号 | 公开日

---

CN107078034A|2017-08-18|

---

DE112015005069T5|2017-07-20|

---

US10763332B2|2020-09-01|

---

JPWO2016072521A1|2017-09-21|

---

TWI657578B|2019-04-21|

---

CN107078034B|2020-10-23|

---

JP6656160B2|2020-03-04|

---

WO2016072521A1|2016-05-12|

---

TW201624695A|2016-07-01|

---

KR20170077227A|2017-07-05|

---

US20170236906A1|2017-08-17|

---

AT518350A3|2019-06-15|

引用文献:

---

公开号 | 申请日 | 公开日 | 申请人 | 专利标题

---

---

US6777253B2|2000-12-20|2004-08-17|Matsushita Electric Industrial Co., Ltd.|Method for fabricating semiconductor, method for fabricating semiconductor substrate, and semiconductor light emitting device|

---

US7112830B2|2002-11-25|2006-09-26|Apa Enterprises, Inc.|Super lattice modification of overlying transistor|

---

JP5194334B2|2004-05-18|2013-05-08|住友電気工業株式会社|Method for manufacturing group III nitride semiconductor device|

---

EP1881535B1|2005-05-02|2016-06-01|Nichia Corporation|Nitride based semiconductor element and method for fabricating the same|

---

JP5224311B2|2007-01-05|2013-07-03|古河電気工業株式会社|Semiconductor electronic device|

---

JP5133927B2|2009-03-26|2013-01-30|コバレントマテリアル株式会社|Compound semiconductor substrate|

---

JP4685961B2|2009-05-11|2011-05-18|Ｄｏｗａエレクトロニクス株式会社|Epitaxial substrate for electronic device and manufacturing method thereof|

---

JP5188545B2|2009-09-14|2013-04-24|コバレントマテリアル株式会社|Compound semiconductor substrate|

---

JP5804768B2|2011-05-17|2015-11-04|古河電気工業株式会社|Semiconductor device and manufacturing method thereof|

---

JP5665676B2|2011-07-11|2015-02-04|Ｄｏｗａエレクトロニクス株式会社|Group III nitride epitaxial substrate and manufacturing method thereof|

---

JP2013069939A|2011-09-23|2013-04-18|Sumitomo Chemical Co Ltd|Semiconductor substrate and manufacturing method for semiconductor substrate|

---

JP2013145782A|2012-01-13|2013-07-25|Sharp Corp|Epitaxial wafer for hetero-junction field effect transistor|

---

JP6151487B2|2012-07-10|2017-06-21|富士通株式会社|Compound semiconductor device and manufacturing method thereof|

---

JP5362085B1|2012-09-05|2013-12-11|株式会社東芝|Nitride semiconductor wafer, nitride semiconductor device, and method of manufacturing nitride semiconductor wafer|

---

JP6090899B2|2012-09-06|2017-03-08|パナソニック株式会社|Epitaxial wafer manufacturing method|

---

JP6120204B2|2012-09-06|2017-04-26|パナソニック株式会社|Epitaxial wafer, manufacturing method thereof, and ultraviolet light emitting device|

---

JP2015070064A|2013-09-27|2015-04-13|富士通株式会社|Semiconductor device and method of manufacturing the same|JP6859084B2|2016-11-30|2021-04-14|住友化学株式会社|Semiconductor substrate|

---

JP6796467B2|2016-11-30|2020-12-09|住友化学株式会社|Semiconductor substrate|

---

JP6868389B2|2016-12-27|2021-05-12|住友化学株式会社|Semiconductor substrates and electronic devices|

---

JP6717267B2|2017-07-10|2020-07-01|株式会社Sumco|Silicon wafer manufacturing method|

---

JP2021027297A|2019-08-08|2021-02-22|住友化学株式会社|Epitaxial substrate and manufacturing method of the same|

法律状态:

优先权:

---

申请号 | 申请日 | 专利标题

---

JP2014227594|2014-11-07|

---

JP2014227595|2014-11-07|

---

JP2014227593|2014-11-07|

---

JP2014227596|2014-11-07|

---

PCT/JP2015/081411|WO2016072521A1|2014-11-07|2015-11-06|Semiconductor substrate and method for inspecting semiconductor substrate|

---